DUAL POSITI	74AC11074 IVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET SCAS499A – DECEMBER 1986 – REVISED APRIL 1996
<ul> <li>Center-Pin V<sub>CC</sub> and GND Configurations Minimize High-Speed Switching Noise</li> </ul>	D, N, OR PW PACKAGE (TOP VIEW)
<ul> <li>EPIC<sup>™</sup> (Enhanced-Performance Implanted CMOS) 1-µm Process</li> <li>500-mA Typical Latch-Up Immunity at 125°C</li> <li>Package Options Include Plastic Small-Outline (D) and Thin Shrink Small-Outline (PW) Packages, and Standard Plastic 300-mil DIPs (N)</li> </ul>	1PRE 1 14 1CLK 1Q 2 13 1D 1Q 3 12 1CLR GND 4 11 V <sub>CC</sub> 2Q 5 10 2CLR 2Q 6 9 2D 2PRE 7 8 2CLK

### description

This device contains two independent positive-edge-triggered D-type flip-flops. A low level at the preset (PRE) or clear (CLR) input sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input that meets the setup-time requirements are transferred to the outputs on the low-to-high transition of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input may be changed without affecting the levels at the outputs.

The 74AC11074 is characterized for operation from -40°C to 85°C.

I GIGTION TABLE									
	INP	OUT	PUT						
PRE	CLR	CLK	D	Q	Q				
L	Н	Х	Х	Н	L				
н	L	Х	Х	L	н				
L	L	х	Х	н†	H‡				
н	Н	↑	н	н	L				
н	н	↑	L	L	Н				
н	Н	L	Х	Q <sub>0</sub>	$\overline{Q}_0$				

FUNCTION TABLE

<sup>+</sup> This configuration is nonstable; that is, it does not persist when PRE or CLR returns to its inactive (high) level.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1996, Texas Instruments Incorporated

### 74AC11074 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET

SCAS499A – DECEMBER 1986 – REVISED APRIL 1996

### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>‡</sup>

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, VI (see Note 1)	–0.5 V to V <sub>CC</sub> + 0.5 V
Output voltage range, V <sub>O</sub> (see Note 1)	–0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub> )	±20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V <sub>CC</sub> or GND	±100 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2):	D package 1.25 W
	N package 1.1 W
	PW package 0.5 W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.



### 74AC11074 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET SCAS499A – DECEMBER 1986 – REVISED APRIL 1996

### recommended operating conditions

			MIN	NOM	MAX	UNIT
VCC	Supply voltage			5	5.5	V
		$V_{CC} = 3 V$	2.1			
$V_{IH}$	High-level input voltage	$V_{CC} = 4.5 V$	3.15			V
		V <sub>CC</sub> = 5.5 V	3.85			
		$V_{CC} = 3 V$			0.9	
VIL	Low-level input voltage	$V_{CC} = 4.5 V$			1.35	V
		$V_{CC} = 5.5 V$			1.65	
VI	Input voltage		0		VCC	V
VO	Output voltage		0		VCC	V
		V <sub>CC</sub> = 3 V			-4	
IOH	High-level output current	$V_{CC} = 4.5 V$			-24	mA
		V <sub>CC</sub> = 5.5 V			-24	
		V <sub>CC</sub> = 3 V			12	
IOL	Low-level output current	V <sub>CC</sub> = 4.5 V			24	mA
		V <sub>CC</sub> = 5.5 V			24	
$\Delta t/\Delta v$	Input transition rise or fall rate		0		10	ns/V
Τ <sub>Α</sub>	Operating free-air temperature		-40		85	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vac	T <sub>A</sub> = 25°C		MIN MAX	МАХ	UNIT	
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	WIIIN	WAA	UNIT
		3 V	2.9			2.9		
	I <sub>OH</sub> = -50 μA	4.5 V	4.4			4.4		
		5.5 V	5.4			5.4		
VOH	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		V
		4.5 V	3.94			3.8		
	I <sub>OH</sub> = -24 mA	5.5 V	4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85		
	l <sub>OL</sub> = 50 μA	3 V			0.1		0.1	-
		4.5 V			0.1		0.1	
		5.5 V			0.1		0.1	
VOL	I <sub>OL</sub> = 12 mA	3 V			0.36		0.44	V
	1	4.5 V			0.36		0.44	
	I <sub>OL</sub> = 24 mA	5.5 V			0.36		0.44	
	I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V					1.65	
l	$V_{I} = V_{CC}$ or GND	5.5 V			±0.1		±1	μA
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			4		40	μA
Ci	$V_I = V_{CC}$ or GND	5 V		3.5				pF

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.



### timing requirements over recommended operating free-air temperature range,

 $V_{CC} = 3.3 V \pm 0.3 V$  (see Figure 1)

			T <sub>A</sub> = 25°C		MIN MAX		UNIT
	Γ				IVIIIN	IVIAA	UNIT
fclock	f <sub>clock</sub> Clock frequency		0	100	0	100	MHz
+	Pulse duration	PRE or CLR low	4		4		00
tw		CLK low or high	5		5		ns
		Data high or low	5		5		
t <sub>su</sub>	Setup time before CLK <sup>↑</sup>	PRE or CLR inactive	1		1		ns
th	Hold time after CLK↑		0		0		ns

## timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (see Figure 1)

			T <sub>A</sub> = 25°C		$T_A = 25^{\circ}C$ MIN MAX		UNIT	
				MAX	WIIN	IVIAA	UNIT	
fclock	Clock frequency		0	125	0	125	MHz	
	Pulse duration	PRE or CLR low	4		4			
tw	Pulse duration	CLK low or CLK high	4		4		ns	
		Data high or low	3.5		3.5			
<sup>t</sup> su	Setup time before CLK <sup>↑</sup>	PRE or CLR inactive	1		1		ns	
th	Hold time after CLK↑		0		0		ns	

### switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	T <sub>A</sub> = 25°C			MIN	МАХ	UNIT
PARAMETER	(INPUT)		MIN	TYP	MAX	IVIIIN	IVIAA	UNIT
fmax			100	125		100		MHz
<sup>t</sup> PLH		0	1.5	5.8	9.3	1.5	10	ns
<sup>t</sup> PHL	PRE or CLR	Q or Q	1.5	6.5	11.4	1.5	12.2	115
<sup>t</sup> PLH		0	1.5	7.7	10.5	1.5	11.3	ns
<sup>t</sup> PHL	CLK	Q or Q	1.5	7.3	9.7	1.5	10.6	115

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то (оитрит)	T <sub>A</sub> = 25°C			MIN	МАХ	UNIT
PARAMETER	(INPUT)		MIN	TYP	MAX		WAX	UNIT
fmax			125	150		125		MHz
<sup>t</sup> PLH	PRE or CLR	0	1.5	4.2	6.6	1.5	7.1	200
<sup>t</sup> PHL		PRE or CLR Q or Q	1.5	4.7	8.2	1.5	9	ns
<sup>t</sup> PLH	CLK	0	1.5	5.4	7.5	1.5	8.2	ns
<sup>t</sup> PHL		Q or Q	1.5	5	6.9	1.5	7.5	115


### operating characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$

PARAMETER		TEST CO	TYP	UNIT	
Cpd	Power dissipation capacitance	C <sub>L</sub> = 50 pF,	f = 1 MHz	30	pF



### 74AC11074 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET

SCAS499A - DECEMBER 1986 - REVISED APRIL 1996



### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub> = 3 ns, t<sub>f</sub> = 3 ns. C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated