New Dimensions in ISP Programmable Logic Devices





Lattice: More than Progammable Logic

Transformation: The act of changing composition or structure. Lattice has a long history of affecting transformation. Lattice has repeatedly transformed the PLD industry — in 1985 with the industry's first electrically erasable PLD (GAL*) and in 1992 with the industry's first in-system programmable (ISP™) PLD. Both introductions were so significant as to cause an entire industry to follow the Lattice lead.

Lattice has now transformed itself! With the merger of Vantis complete, Lattice stands ready, with the products, resources and commitment to be a strategic, global supplier for its customers.

Beyond size, Lattice has also transformed its product focus.

No longer just a programmable logic supplier, Lattice has leveraged its expertise in programmability to deliver system solutions in programmable signal routing/interface logic (ispGDX[™]) and programmable analog (ispPAC[™]).

The transformations are not yet complete...Lattice will continue to shape the industry and itself as it meets the challenges of tomorrow's system designs.

Sales & Support

- France
- Germany
- Hong Kong
- Israel
- Italy
- Japan
- Korea
- SingaporeSweden
- Taiwan
- United Kingdom
- United States


R&D Centers

- Oregon
- California
- China
- Colorado
- Texas
- United Kingdom

ISP Switching Solutions

ISP Solutions for System-Level Signal Switching and Interface

- ispGDX and ispGDS™ Optimized Signal Routing Architectures
- Supports High-Performance System Designs
- 14 to 240 I/Os
- Boundary Scan Testable/Programmable



Lattice: A History of Innovation and Performance.

MMI founded.




MMI introduces the

PAL device

Lattice invents
GAL architecture
the 22V10
architecture.

Lattice introduces
E°CMOS PLDs.





1990

1

ISP CPLD Solutions

The World's Best CPLD Portfolio

- Performance Leadership at Every Density
- Broadest Low Voltage Offering
- Most Density Options
- Boundary Scan Testable/Programmable
- Advanced BGA Packages




ISP Analog Solutions

A Revolution in Analog Design

- Brings Benefits of ISP to Analog Circuit Design
- Precision Analog Performance
- Replaces Multiple Analog Components
- Fast and Easy Software Design Tools
- Extensive Technical Support

Presence

Density (macrocells)



Lattice Delivers In-System

Programmability for System Design

- ispLSI®/MACH® for Digital Logic
- ispPAC for Analog
- ispGDX for Board-Level Signal Switching and Interface



Design Tools

World-Class Development Tools

- Complete Solutions for 3rd Party PC or Workstation EDA Environments
- Integrated Design Environment for all Lattice Products
- Optimized HDL Design Methodologies
- Industry's Broadest OEM Relationships



2



Ease-of-Use Enables Fast Time-to-Market!

- Broad I/O and Macrocell Options
- High-Performance, Low-Power CPLDs

The MACH 4A CPLD family provides programmable logic solutions that address designers' requirements for high performance, fast time-to-market and easy system integration.

Family Features

- 3.3V and 5V Versions
- 32 to 512 Macrocells; 1,250-20,000 PLD Gates
- 5.0 ns Pin-to-Pin Delay;182 MHz System Performance
- SpeedLocking[™] Performance
 Guaranteed Fixed Timing
- Low Power Consumption
- Excellent Routability and Pin-Locking
- Hot-Socketing Capability
- Programmable Bus Friendly or Pull-up I/Os
- IEEE 1149.1 Boundary Scan Testable
- ispJTAG[™] In-System Programmable

Family Architecture

- Multiple Switch Matrices Support Routability and Pin-Locking
 - Input Switch Matrix (ISM)
 - Central Switch Matrix (CSM)
 - Output Switch Matrix (OSM)
- PAL Blocks Interconnected by CSM
- Up to 36 Inputs per PAL® Block
- 16 Macrocells per PAL Block
- Up to 20 Product Terms per Output

Flexible Control Logic

MACH 4A Devices Provide Flexible Control Logic That Can Adapt to Designers' Needs. They Provide:

- Individual Product Term Initialization
- Individual Product Term Clock
- Individual Output Enable Control
- Dedicated Input Registers


MACH 4A Family	M4A3-32/ M4A5-32	M4A3-64/ M4A5-64	M4A3-96/ M4A5-96	M4A3-128/ M4A5-128	M4A3-192/ M4A5-192	M4A3-256/ M4A5-256	M4A3-384	M4A3-512
Density (PLD Gates)	1250	2500	3750	5000	7500	10000	15000	20000
Macrocells	32	64	96	128	192	256	384	512
Speed - Tpd (ns)	5.0	5.5	5.5	5.5	6.5	6.5	7.5	7.5
Speed - Fmax (MHz)	182	167	167	167	154	154	125	125
Total Registers	32	96	144	192	288	384	576	768
I/Os + Inputs	32+2	32+2	48+8	64+6	96+16	128+14	132,160*	132,160*
Vcc (Volts)	3.3/5	3.3/5	3.3/5	3.3/5	3.3/5	3.3/5	3.3	3.3
Pin/Package	44-PLCC 44-TQFP 48-TQFP	44-PLCC 44-TQFP 48-TQFP	100-TQFP	100-PQFP 100-TQFP	144-TQFP	208-PQFP 256-BGA	176-TQFP 208-PQFP	176-TQFP 208-PQFP

^{*} I/O Options Shown. No Dedicated Inputs on These Devices.


Note: M4A-32 and M4A-128 are Production Released. Contact Your Lattice Sales Representative for Availability of Other Family Members.

= Single Package, Density Migration


- Commercial and Industrial Temperature Ranges
- Slew Rate Control to Reduce Ground Bounce and Increase System Speed
- Power Management Mode



MACH 4A Macrocell



MACH 4A PAL Block



MACH 4A Architecture



68-Input/32 Macrocell Logic Blocks are the Industry's Widest!

Lattice's SuperWIDE ispLSI 5000V Family incorporates a revolutionary new architecture, which provides unparalleled performance for today's 32- and 64-bit wide, logic functions. Wide input logic blocks provide unparalleled performance.

Family Features

- 256 to 512 Macrocells; 12,000 -24,000 PLD Gates
- 68 Input SuperWIDE Logic Blocks
- 7.5 ns Pin-to-Pin Delay; 125 MHz System Performance
- User Selectable 3.3V/2.5V I/O
 - Pin-By-Pin
 - 5V Tolerant Inputs
- Very High Register and I/O Density
- 208-Ball to 388-Ball BGA Options
- IEEE 1149.1 Boundary Scan Testable
- ispJTAG In-System Programmable

Family Architecture


- Enhanced Single-Level Global Routing Pool (GRP)
- Concurrent Combinatorial/ Register Outputs
- Enhanced Generic Logic Block (GLB)
 - SuperWIDE, 68-Input GLB Fan-In
 - Widest of any CPLD
 - •32 Macrocell Logic Block
 - Product Term Sharing Array (PTSA) Supports Very Wide Logic Functions
 - 160 Product Terms
 - Up to 35 Product Terms per Output
 - 5 Product Terms per GLB for Control Logic

ispLSI ispLSI Flexible Control Logic 5384VA 5512VA ■ Multiple Output Enable Options


- Multiple Output Enable Options
 - 2 Global OE Pins
 - 6 Global Product Term OEs
 - 1 Product Term OE per I/O
- Multiple Clocks
 - 4 Global Clock Pins
 - •2 Shared Product Term Clocks/GLB
 - •1 Product Term Clock per Macrocell
 - Includes Register Clock Enables
- Individual and Shared Reset/Preset Controls

- Programmable Speed/Power Macrocell
 - 50% Power Reduction
- Programmable I/O Control
 - · Bus Hold Latch
 - Open Drain Outputs
 - Pull-Up Resistors
 - Slew Rate Control


- ispLSI ispLSI ispLSI ispLSI 5000V Family 5256VA 5512VA Density (PLD Gates) 12000 18000 24000 Macrocells 256 384 512 7.5 7.5 8.5 Speed - Fmax (MHz) 125 125 110 144, 192 144, 192, 288 144, 192, 288 208-fpBGA 208-fpBGA Pin/Package 208-PQFP 208-POFP 208-POFP 272-BGA 272-BGA 272-BGA 388-BGA 388-BGA
- * I/O Options Shown, No Dedicated Inputs in the ispLSI 5000V Family
- = Single Package, Density Migration



ispLSI 5000V Macrocell



ispLSI 5000V Generic Logic Block



ispLSI 5000V Architecture



Unparalleled 3.5ns, 225 MHz Performance! ■ Available in 5V, 3.3V and 2.5V Operating Ranges

Lattice SuperFAST ispLSI 2000 Families deliver the performance you need from your programmable logic devices. Designed specifically to perform in your most demanding applications, the ispLSI 2000E/VE/VL members are the fastest PLDs available in the universe! With families available in 5V, 3.3V, and 2.5V operating ranges, the ispLSI 2000 families have options to support your current designs as well as next-generation projects in the new millennium.

Family Features

ispLSI 2000E Family

- 5V Family with 4 Members
 Ranging from 32 to 128 Macrocells
- Industry's Fastest PLDs @ 3.5ns!
- Supports 3.3V or 5V I/O
- JEDEC Compatible to ispLSI 2000 Family
- PCI Compatible
- ispJTAG In-System Programmable

ispLSI 2000VE Family

- 3.3V Family with 5 Members
 Ranging from 32 to 192 Macrocells
- JEDEC and Pin Compatible to Original ispLSI 2000V Family
- Density/Package Migration Paths
- Supports 3.3V or 5V I/O
- IEEE 1149.1 Boundary Scan Testable
- ispJTAG In-System Programmable

ispLSI 2000VL Family

- 2.5V Family with 5 Members
 Ranging from 32 to 192 Macrocells
- All Devices Shipping Today!
- Supports 2.5V or 3.3V I/O
- JEDEC and Pin Compatible to 2000VE Family
- Density/Package Migration Paths
- IEEE 1149.1 Boundary Scan Testable
- ispJTAG In-System Programmable


Family Architecture

- Fine-Grained18 Input/4 Output GLB
- Enhanced Single-Level Global Routing Pool (GRP)
- Output Routing Pool for Enhanced Pin Locking
- Fast and Predictable GRP

Flexible Control Logic

- Global Output Enables
- Flexible Clocking
- Megablock Output Enables

- Fast or Slow Output Slew Rate
- PCI Compatible (2000E)
- 3.3V (2000E/2000VE/2000VL) or 2.5V (2000VL) Outputs



ispLSI 2000 Generic Logic Block

ispLSI 2000E Family (5V)	ispLSI 2032E	ispLSI 2064E	ispLSI 2096E	ispLSI 2128E	
Density (PLD Gates)	1000	2000	4000	6000	
Macrocells	32	64	96	128	
Speed - Tpd (ns)	3.5	4.5	5	5	
Speed - Fmax (MHz)	225	200	180	180	
I/Os + Inputs	32+3	64+6	96+8	128+10	
Pin/Package	44-PLCC 44-TQFP 48-TQFP	100-TQFP	128-PQFP 128-TQFP	176-TQFP	
ispLSI 2000VE Family (3.3)	ispLSI V) 2032VE	ispLSI 2064VE	ispLSI 2096VE	ispLSI 2128VE	ispLSI 2192VE
Density (PLD Gates)	1000	2000	4000	6000	8000
Macrocells	32	64	96	128	192
Speed - Tpd (ns)	4	4.5	4.5	5	5
Speed - Fmax (MHz)	225	200	200	180	180
I/Os + Inputs	32+3	32+5 64+6	96+8	64+10 128+10	96+11
Pin/Package	44-PLCC 44-TQFP	44-PLCC 44-TQFP	128-TQFP		128-TQFP
	48-TQFP 49-caBGA	100-TQFP 100-caBGA		100-TQFP 100-caBGA	144-fpBGA
				176-TQFP 160-PQFP 208-fpBGA	
ispLSI 2000VL Family (2.5\	ispLSI /) 2032VL	ispLSI 2064VL	ispLSI 2096VL	ispLSI 2128VL	ispLSI 2192VL
Density (PLD Gates)	1000	2000	4000	6000	8000
Macrocells	32	64	96	128	192
Speed - Tpd (ns)	5	5.5	5.5	6	6
Speed - Fmax (MHz)	180	165	165	150	150
I/Os + Inputs	32+3	32+5 64+6	96+8	64+10 128+10	96+11
Pin/Package	44-PLCC 44-TQFP 48-TQFP	44-PLCC 44-TQFP 100-TQFP	128-TQFP	100-TQFP	128-TQFP 144-fpBGA
Single Package,	49-caBGA	100-caBGA		100-caBGA 176-TQFP 160-PQFP 208-fpBGA	



Up to 1,080 Macrocells and 1,440 Total Registers in a Single CPLD!

The SuperBIG ispLSI 8000 Family provides the highest macrocell count and most register rich PLDs ever produced. The ispLSI 8000 Family available in both 5V and 3.3V versions offers a revolutionary hierarchical architecture, which is constructed with 120-macrocell Big Fast Megablocks, interconnected via a Global Routing Plane with Internal Tristate Busses.

Family Features

- 600 to 1,080 Macrocells; 32,000 to 60,000 PLD Gates!
- 864 to 1,440 Total Registers
- 5V and 3.3V Versions
- 8.5 ns Pin-to-Pin delay; 125 MHz System Performance
- IEEE 1149.1 Boundary Scan Testable
- ispJTAG In-System Programmable


Family Architecture

- First CPLDs with Internal Tristate Busses
- Programmable Speed/Power Macrocell
- Extra-Wide Generic Logic Block (GLB) (44 Inputs and 20 Macrocells)
- Dedicated I/O Registers

- User Selectable 5V/3.3V/2.5V I/O
- Open-Drain and Bus Hold Options
- Programmable Pull-up Resistors


ispLSI 8000/V Family	ispLSI 8600V	ispLSI 8840V/8840	ispLSI 81080V	
Density (PLD Gates)	32,000	45,000	60,000	
Macrocells	600	840	1080	
Speed - Tpd (ns)	8.5	8.5	8.5	
Speed - Fmax (MHz)	125	125/110*	125	
Total Registers	864	1,152	1,440	
I/Os + Inputs**	192, 264	192, 312	192, 360	
Vcc (Volts)	3.3	3.3/5	3.3	
Pin/Package	272-BGA 492-BGA	272-BGA 492-BGA	272-BGA 492-BGA	
		432-BGA*		








The ispGDX is an innovative architecture optimized for system-level signal routing and interface applications. Available in both 5V and 3.3V versions, the ispGDX Generic Digital Crosspoint Devices provide unprecedented performance and flexibility, supporting applications traditionally not addressed by CPLDs or FPGAs.



ispGDX/V: The Perfect Complement to CPLDs



- ispLSI/MACH for Fast Control Logic
- ispGDX for Fast Interface Logic and Signal Routing

Family Features

- 5V and 3.3V Versions
- 5ns Pin-to-Pin Performance

ispGDXV Architecure Enhancements

- 80-240 I/O
- Any-Pin to Any-Pin Routing
- IEEE 1149.1 Boundary Scan Testable
- ispJTAG In-System Programmable

272-BGA

ispGDX/V SuperSWITCHING Family	ispGDX 80A/V	ispGDX 120A	ispGDX 160A/V	ispGDX 240V
Speed - Tpd (ns)	5/4	5	5	5
Speed - Fmax (MHz)	111/154	111	111	111
I/Os	80	120	160	240
Registers	80	120	160	240
Dedicated Clock Pins	2	4	4	4
Vcc (Volts)	5/3.3	5	5/3.3	3.3
Package	100-TQFP	176-TQFP 160-PQFP	208-PQFP 208-fpBGA	388-fpBGA

Bank

Cell

Programmable I/O Features (Combinatorial/Register/Latch)

(GRP)

I/O Cell Bank B

- Programmable Fast Wide MUX (4:1 up to 16:1* MUX)
- Abundance of I/O Control
- Bus Hold Latch*
- Clock Enable*
- * Available in 3.3V ispGDXV version only

I/O Cell Bank C

1K/3K/6K& MAGH 1/2/5

ispLSI 1000/E/EA Families

- 5V Power Supply
- User Selectable 5V/3.3V I/O (1000EA)
- IEEE 1149.1 Boundary Scan Testable (1000EA)
- ispJTAG In-System Programmable (1000EA)
- Military Versions Available

ispLSI 1000/E/EA Family	ispLSI 1016/E/EA	ispLSI 1024/EA	ispLSI 1032/E/EA	ispLSI 1048/E/EA
Density (PLD Gates)	2000	4000	6000	8000
Macrocells	64	96	128	192
Speed - Tpd (ns)*	4	4	4	5
Speed - Fmax (MHz)	200	200	200	170
Total Registers	96	144	192	288
I/Os + Inputs	32+4 32+1*	48+6 48+2*	64+8 64+4*	96+14 96+8*
Pin/Package	44-PLCC 44-TOFP	68-PLCC 100-TOFP	84-PLCC 100-TOFP	128-PQFP 128-TOFP

^{* 1000}EA Family

ispLSI 3000 Family

- 160 to 448 Macrocells
- 128 to 256 I/Os
- Highest 5V CPLD I/O Count
- IEEE 1149.1 Boundary Scan Testable
- ispJTAG In-System Programmable

ispLSI 3000 Family	ispLSI 3160	ispLSI 3192	ispLSI 3256A	ispLSI 3256E	ispLSI 3320	ispLSI 3448
Density (PLD Gates)	7000	9000	11000	12000	14000	20000
Macrocells	160	192	256	256	320	448
Speed - Tpd (ns)	7.5	10	12	10	10	12
Speed - Fmax (MHz)	125	100	90	100	100	90
Total Registers	320	384	384	512	480	672
I/Os + Inputs	160+2	192+2	128+2	256+2	160+2	224+2
Pin/Package	208-PQFP				208-PQFP	
	272-RGΔ	240-MQFP 272-RGΔ	160-PQFP	304-MQFP 320-RGΔ	320-RGA	432-RGA

ispLSI 6000 Family

- 5V CPLD with Dedicated Memory & Register/Counter Blocks
- Three 4Kbit Memory Versions FIFO, Dual-Port, Single Port
- IEEE 1149.1 Boundary Scan Testable
- ispJTAG In-System Programmable

ispLSI 6000 Family	ispLSI 6192SM	ispLSI 6192SM	ispLSI 6192DM
Density (PLD Gates)	25000	25000	25000
Macrocells	192	192	192
Speed - Tpd (ns)	15	15	15
Speed - Fmax (MHz)	77	77	77
Registers	416	416	416
Dedicated Memory	Single Port RAM	Dual Port RAM	FIFO
I/Os + Inputs	159	159	159
Pin/Package	208-MQFP	208-MQFP	208-MQFP

MACH 5 Families

- 128 to 512 Macrocells
- User Selectable 5V/3.3V I/O
- IEEE 1149.1 Boundary Scan Testable

■ Low Power Consumption

	ispJTAG	In-System	Programmable	;
--	---------	-----------	--------------	---

MACH 5A Family Advance Information	M5A3-128/ M5A5-128	M5A3-192/ M5A5-192	M5A3-256/ M5A5-256	M5A3-320	M5A3-384	M5A3-512
Density (PLD Gates)	5000	7500	10000	12500	15000	20000
Macrocells	128	192	256	320	384	512
Speed - Tpd (ns)	5.5	5.5	5.5	7.5	7.5	7.5
Speed - Fmax (MHz)	182	182	182	125	125	125
I/Os + Inputs*	74 - 120	74 - 120	74 - 160	120 - 192	120 - 192	120 - 256
Vcc (Volts)	3.3/5	3.3/5	3.3/5	3.3	3.3	3.3
Pin/Package	100-TQFP 144-TQFP	100-TQFP 144-TQFP	100-TQFP 144-TQFP			
	160-PQFP	160-PQFP	160-PQFP	160-PQFP	160-PQFP	160-PQFP
			208-PQFP	208-PQFP	208-PQFP	208-PQFP
				256-BGA	256-BGA	256-BGA
						352-BGA

^{*} I/O Range Shown, All MACH 5A Devices Have 4 Dedicated Inputs

MACH 5 Family	M5LV-128/ M5-128	M5-192	M5LV-256/ M5-256	M5LV-320/ M5-320	M5LV-384/ M5-384	M5LV-512/ M5-512
Density (PLD Gates)	5000	7500	10000	12500	15000	20000
Macrocells	128	192	256	320	384	512
Speed - Tpd (ns)	5.5/7.5	7.5	5.5/7.5	7.5	7.5	7.5
Speed - Fmax (MHz)	182/125	125	182/125	125	125	125
I/Os + Inputs*	68 - 120	68 - 160	68 - 160	120 - 192	120 - 192	120 - 256
Vcc (Volts)	3.3/5	5	3.3/5	3.3/5	3.3/5	3.3/5
Pin/Package	100-POFP 100-TOFP 144-POFP 144-TOFP 160-POFP	100-PQFP 100-TQFP 144-PQFP 160-PQFP 208-PQFP	100-PQFP 100-TQFP 144-PQFP 144-TQFP 160-PQFP 208-PQFP	160-PQFP 208-PQFP 240-PQFP 256-BGA	160-PQFP 208-PQFP 240-PQFP 256-BGA	160-POFP 208-POFP 240-POFP 256-BGA 352-BGA

^{*} I/O Range Shown, All MACH 5 Devices Have 4 Dedicated Inputs

MACH 1 and MACH 2 Families

- 5V Power Supply
- Low Power Consumption
- SpeedLocking[™] Performance
- ispJTAG In-System Programmable (SP version)

MACH 1 and 2 Families	MACH 111/SP	MACH 131/SP	MACH 211/SP	MACH 221/SP	MACH 231/SP
Density (PLD Gates)	1250	2500	2500	3750	5000
Macrocells	32	64	64	96	128
Speed - Tpd (ns)	5	5.5	7.5/6	7.5	6/10
Speed - Fmax (MHz)	182	182	133/166	133	166/100
I/Os + Inputs	32+6 32+2*	64+6	32+6 32+2*	48+8	64+6
Pin/Package		84-PLCC**			84-PLCC**
	44-PLCC 44-TQFP		44-PLCC 44-TQFP	68-PLCC**	
		100-PQFP* 100-TQFP*		100-PQFP*	100-PQFP* 100-TQFP*

^{*} For SP Family Members Only

^{**} For Non-SP Family Members Only

SOGAL

LOW-DENSITY PLDS

The Industry's Premier Portfolio of Low-Density PLDs

ispGAL - Get ISP for Free!

- The Only Low-Density ISP Solution
- Both 5V and 3.3V Versions
- Popular 22V10 Architecture
- Available in Space-Saving SSOP Package
- JEDEC Compatible with GAL22V10 and GAL22LV10

The Undisputed Market Leader in Low-Density PLDs

- World-Class Performance in All Industry Standard Architectures
- Broadest Offering of High Performance 3.3V Devices

GAL/PAL Families

- Comprehensive Product Portfolio
- Industry's Only Supplier of In-System Programmable Low-Density PLDs
- Military Grade Devices Available

Max Icc (mA)

Tpd (ns)

Industry Standard	16V8 20V8 22V10	3.5 - 25 5 - 25 4 - 25	55 - 150
3.3 Volt	16/20LV8	3.5 - 15	70
	22LV10	4 - 15	75 - 130
	26CLV12	5 - 7.5	130
	16/20LV8ZD	15 - 25	55 (100µA Isb)
	22LV10Z/ZD	15 - 25	55 (100µA Isb)
In-System	ispGAL22LV10	4 - 10	130
Programmable	ispGAL22V10	7.5 - 15	140
High Output Drive	16/20VP8	15 - 25	115
Zero Power	16/20V8Z/ZD	12 - 15	55 (100μA Isb)
	22V10Z	15 - 25	60 (30μA Isb)
Asynchronous Logic	20RA10	7.5 - 30	100
	29MA16	25	100
	610	15 - 25	90
XOR Logic	20XV10	10 - 20	90
FPLA	6001/6002	15 - 30	135 - 150
22V10 Extensions	26V12/26CV12	7.5 - 25	130
	29M16	25	100
	18V10	7.5 - 25	115
	24V10	15 - 25	115

DEVICE

ispGAL Family	ispGAL 22LV10	ispGAL 22V10		
Speed - Tpd (ns)	4	7.5		
Speed - Fmax (MH	z) 182	111		
I/Os and Inputs	12+10	12+10		
Vcc (Volts)	3.3	5		
Pin/Package	28-PLCC 28-SSOP	28-PLCC 28-SSOP		

ā	JI/CLK	Vcc Vcc	ا ۱۰۵/۵
4	2	28	26
IE 5			25 ⊒ I/O/Q
10	C+ - :-	-11	□ I/O/Q
107	Stan		23⊒ I/O/Q
N/C	22 V	/10	N/C
1□9	28-P	LCC	21 ⊒ I/O/Q
IΕ	20.		□ I/O/Q
I 🗆 11			19 ⊒ I/O/Q
12	14	16	18
=	GND	NC 1	1/0/a





The four ISP control signals of the ispGAL22V10 utilize the "no connect" pins of the 28-pin PLCC standard 22V10 pin-out. The 28-pin SSOP package provides a board area savings of 60%.





ISP and Advanced Package Technology Deliver System-Level Assembly and Test Optimization

Lattice Semiconductor offers an industry leading portfolio of innovative packaging solutions available today. Designers are able to choose from advanced high pin count TQFP and BGA packages as well as traditional QFPs and PLCCs. Quality

and test problems once associated with these advanced packages are no longer an issue as the devices can be programmed in-system and tested via Boundary Scan test pins at the board level.

Advanced Packaging Features

- 49 to 492 Balls
- Up to 84% Board Area Savings
- Reduced Package Height (1.4mm)
- 1.27mm (BGA), 1.0mm (fpBGA) and 0.8mm (caBGA) Ball Pitch Options
- Greater Misalignment Tolerance, Less Susceptibility to Coplanarity and Easier PCB Routing

TOFPs

- 44 to 176 Pins
- Up to 75% Board Area Savings Over PLCC
- Reduced Package Height (1.4 mm)
- Reduced Handling with ISP
- No More Bent Leads!

BGA Board Area Savings

Lattice'

MACH



44-PLCC

smaller

49-caBGA



208-PQFP



208-fpBGA

smaller

Packages	PLCC Plastic Leaded Chip Carrier	QFP Quad Flat Pack (Plastic & Metal)	TOFP Thin Quad Flat Pack	BGA Ball Grid Array	fpBGA Fine Pitch Ball Grid Array	caBGA Chip Array Ball Grid Array
MACH 4A	44	100, 208	44, 48, 100, 144, 176	256, 352	144*, 208*, 256*	100*
ispLSI 5000V	-	208	-	272, 388	208	-
ispLSI 2000E	44	128	44, 48, 100, 128, 176	-	-	-
ispLSI 2000VE	44	160	44, 48, 100, 128, 176	-	144, 208	49, 100
ispLSI 2000VL	44	160	44, 48, 100, 128, 176	-	144, 208	49, 100
ispLSI 8000/V	-	-	-	272, 492	-	-
ispGDX/V	-	160, 208	100, 176	272	208, 388	-

^{*} To Be Announced

ispDesignEXPERT[®]


Lattice's ispDesignEXPERT is a fourth generation logic compiler supporting ispLSI, MACH, GAL, and PAL design. We have teamed with leaders in Third Party Synthesis and Simulation software, such as Exemplar Logic, Model Technology, Synopsys, Synplicity, and Viewlogic Systems, to provide the very best in design entry, verification, and implementation tools, making design with Lattice programmable devices easy and efficient.

Complete Third Party Support Aldec Cadence Exemplar Logic Model Technology OrCAD Synopsys Synplicity Veribest Viewlogic **OVI** Compliant Verilog VITAL Compliant VHDL

HDL, Schematic, and ABEL Entry

VHDL and Verilog
Synthesis
Exemplar Logic
Synopsys
Synplicity

RTL & Timing Simulation





ispDesignEXPERT Products

ispDesignEXPERT-HDL (Base)	≤600	•	•			•	Node Locked
ispDesignEXPERT-HDL (Advanced)	ALL	•	•			•	Node Locked
ispDesignEXPERT-Viewlogic (Base)	≤600			•	•		Node Locked
ispDesignEXPERT-Viewlogic (Advance	ed) ALL			•	•		Node Locked
ispDesignEXPERT-Exemplar (Advanc	ed) ALL	•				•	Floating
ispDesignEXPERT (Starter)	≤600						Node Locked
ispDesignEXPERT (Advanced)	ALL						Floating
UNIX Design Tools	ALL						Floating




VIEWLOGIC

SYNOPSYS









ispGDX Development System

LIKE Verily Delp to republic Davis

The Herne (*HOR)

Dispared Inter/project his

Diset Police | Inducts 50% |



ispGDX Development System

Lattice's ispGDX Development System is a self contained, Windows-based design tool for ispGDX/V device design. Using a simple description language, designers can create complex interconnect designs quickly and easily.

Key Features

- Self Contained Design Tool Supporting ispGDX/V Device Design
- Simple Language-Based Design Entry with Syntax Checking
- **Built-In Text Editor**

- Detailed Timing Reports and On-line Help
- Interfaces to Industry Standard Simulators for Timing Verification

ISP Programming Software

Lattice has the industry's only TOTAL ISP solution, providing a powerful variety of alternatives for in-system, embedded, ATE, parallel, and mixedchain multi-vendor programming.




Teradyne's Z1890 Board Tester

ispVM System

- Lattice/VantisPRO[™]
- ISP Daisy Chain Download
- ispVM™ Download
- ispATE™ Programming

Key Features

- Parallel/Turbo ispDOWNLOAD™
- Mixed Chain Programming
- Multi-Vendor Programming
- **SVF File Translator**
- User Electronic Signature (UES) Programming
- Programming Vector Support for Genrad, Teradyne, HP, Marconi and Other ATE Equipment Programming
- **Embedded Programming Source** Code



possible with Lattice ISP products





Lattice Delivers an Expanding Universe of In-System Programmable Solutions!

Lattice continues to redefine the concept of In-System Programmability with a unique portfolio of digital and analog products. Numerous vendors tout their product plans, but none can match the breadth of products and knowledge offered today by Lattice.

- The Most Comprehensive ISP Product Portfolio Including Digital (ispLSI, MACH, ispGAL), Analog (ispPAC) and Signal Switching (ispGDX/V) Devices
 - 17 Product Families: 100+ Devices
 - Broadest Boundary Scan
 Testable and ISP Product
 Portfolio of Any PLD Vendor
- Most 3.3V ISP Devices
 9 Product Families: 25+ Devices
- Fastest Device Programming Times
 - Saves Time and Money
 - Turbo Programming -Dozens of CPLDs Programmed Simultaneously
- Broadest ISP Programming Tool Portfolio with ispVM System
- Embedded ProgrammingSource Code and Utilities to
 - Source Code and Utilities to Embed ISP Within Their System

With Lattice's all-encompassing ISP solution, users are provided support throughout the lifecycle of their end-products. From product concept through field repairs and

upgrades, Lattice ISP users are able to reduced costs and extend overall system lifetimes.

- Design
 - · Faster Time-to-Market
 - Simplified System Prototyping
 - Improved Device and Board Level Testability
- Manufacturing
 - Streamlined Process Flows
 - Substantial Inventory Reduction
 - Lower Procurement Costs
 - Improved System Quality and Reliability
- Field Service
 - Easy Field Configuration or Customization
 - Cost Effective Remote Upgrade and Repair.

Lattice has been the ISP leader since its inception, by consistently providing the tools and devices necessary to meet every programmable logic need. When you think ISP, think Lattice. After all, ISP is Lattice!

